Download - MCP3906[Medidor de Energia]

MCP3905/06Energy-Metering ICs with Active (Real) Power Pulse Output

Obsolete DeviceReplacement Device:MCP3905A/MCP3906A

Features• Supplies active (real) power measurement for

single-phase, residential energy-metering• Supports the IEC 62053 International Energy

Metering Specification and legacy IEC 1036/61036/687 Specifications

• Two multi-bit, Digital-to-Analog Converters (DACs), second-order, 16-bit, Delta-Sigma Analog-to-Digital Converters (ADCs)

• 0.1% typical measurement error over 500:1 dynamic range (MCP3905)

• 0.1% typical measurement error over 1000:1 dynamic range (MCP3906)

• Programmable Gain Amplifier (PGA) for small-signal inputs supports low-value shunt current sensor- 16:1 PGA - MCP3905- 32:1 PGA - MCP3906

• Ultra-low drift on-chip reference: 15 ppm/°C (typical)

• Direct drive for electromagnetic mechanical counter and two-phase stepper motors

• Low IDD of 4 mA (typical)• Tamper output pin for negative power indication• Industrial Temperature Range: -40°C to +85°C• Supplies instantaneous active (real) power on

HFOUT for meter calibration

US Patents Pending

DescriptionThe MCP3905/06 devices are energy-metering ICsdesigned to support the IEC 62053 InternationalMetering Standard Specification. They supply afrequency output proportional to the average active(real) power, as well as a higher-frequency outputproportional to the instantaneous power for metercalibration. They include two 16-bit, delta-sigma ADCsfor a wide range of IB and IMAX currents and/or smallshunt (< 200 µOhms) meter designs. It includes anultra-low drift voltage reference with < 15 ppm/°Cthrough a specially designed band gap temperaturecurve for the minimum gradient across the industrialtemperature range. A fixed-function DSP block ison-chip for active (real) power calculation. Strongoutput drive for mechanical counters are on-chip toreduce field failures and mechanical counter sticking. Ano-load threshold block prevents any current creepmeasurements. A Power-On Reset (POR) blockrestricts meter performance during low-voltagesituations. These accurate energy-metering ICs withhigh field reliability are available in the industry-standard pinout.

Package Type

Functional Block Diagram

FOUT0

DGNDNEG

1234

2423222120191817

5678

FOUT1

NCOSC2OSC1

DVDDHPF

AVDDNC

CH0+CH0-CH1-CH1+

HFOUT

169 G0MCLR1514

1011

G1F0

REFIN/OUTAGND

1312 F1F2

24-Pin SSOP

16-bit

ΔΣ ADC

MCLR

+

–

CH0+

CH0-

Reference2.4V

+

–

CH1+

CH1-

HPF1

LPF1 E-to-Fconversion

REFIN/

FOUT1

HFOUT

G0 G1

F2 F1FOUT0

OSC1 OSC2

OUT

NEG

HPF

F0Multi-level

16-bit

ΔΣ ADCMulti-level

X

HPF1

PGA

POR

© 2009 Microchip Technology Inc. DS21948E-page 1

MCP3905/06
NOTES:
DS21948E-page 2 © 2009 Microchip Technology Inc.

MCP3905/06

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †VDD...................................................................................7.0VDigital inputs and outputs w.r.t. AGND........ -0.6V to VDD +0.6VAnalog input w.r.t. AGND..................................... ....-6V to +6VVREF input w.r.t. AGND.............................. -0.6V to VDD +0.6VStorage temperature .....................................-65°C to +150°CAmbient temp. with power applied ................-65°C to +125°CSoldering temperature of leads (10 seconds) ............. +300°CESD on the analog inputs (HBM,MM).................5.0 kV, 500VESD on all other pins (HBM,MM)........................5.0 kV, 500V

† Notice: Stresses above those listed under "MaximumRatings" may cause permanent damage to the device. This isa stress rating only and functional operation of the device atthose or any other conditions above those indicated in theoperation listings of this specification is not implied. Exposureto maximum rating conditions for extended periods may affectdevice reliability.

ELECTRICAL CHARACTERISTICSElectrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = DVDD = 4.5V – 5.5V,Internal VREF, HPF turned on (AC mode), AGND, DGND = 0V, MCLK = 3.58 MHz; TA = -40°C to +85°C.

Parameter Sym Min Typ. Max Units CommentOverall Measurement AccuracyEnergy Measurement Error E — 0.1 — % FOUT Channel 0 swings 1:500 range,

MCP3905 only (Note 1, Note 4)— 0.1 — % FOUT Channel 0 swings 1:1000 range,

MCP3906 only (Note 1, Note 4)No-Load Threshold/ Minimum Load

NLT — 0.0015 — % FOUTMax.

Disabled when F2, F1, F0 = 0, 1, 1(Note 5, Note 6)

Phase Delay Between Channels

— — 1/MCLK s HPF = 0 and 1, < 1 MCLK(Note 4, Note 6, Note 7)

AC Power SupplyRejection Ratio(Output Frequency Variation)

AC PSRR — 0.01 — % FOUT F2, F1, F0 = 0, 1, 1 (Note 3)

DC Power SupplyRejection Ratio(Output Frequency Variation)

DC PSRR — 0.01 — % FOUT HPF = 1, Gain = 1 (Note 3)

System Gain Error — 3 10 % FOUT Note 2, Note 5ADC/PGA SpecificationsOffset Error VOS — 2 5 mV Referred to InputGain Error Match — 0.5 — % FOUT Note 8Internal Voltage ReferenceVoltage — 2.4 — VTolerance — ±2 — %Tempco — 15 — ppm/°CNote 1: Measurement error = (Energy Measured By Device - True Energy)/True Energy * 100%. Accuracy is

measured with signal (±660 mV) on Channel 1. FOUT0, FOUT1 pulse outputs. Valid from 45 Hz to 65 Hz. See Section 2.0 “Typical Performance Curves” for higher frequencies and increased dynamic range.

2: Does not include internal VREF. Gain = 1, CH0 = 470 mVDC, CH1 = 660 mVDC, difference between measured output frequency and expected transfer function.

3: Percent of HFOUT output frequency variation; Includes external VREF = 2.5V, CH1 = 100 mVRMS @ 50 Hz, CH2 = 100 mVRMS @ 50 Hz, AVDD = 5V + 1Vpp @ 100 Hz. DC PSRR: 5V ±500 mV.

4: Error applies down to 60° lead (PF = 0.5 capacitive) and 60° lag (PF = 0.5 inductive).5: Refer to Section 4.0 “Device Overview” for complete description.6: Specified by characterization, not production tested.7: 1 MCLK period at 3.58 MHz is equivalent to less than <0.005 degrees at 50 or 60 Hz.8: Gain error match is measured from CH0 G = 1 to any other gain setting.


MCP3905/06

TEMPERATURE CHARACTERISTICS

Reference InputInput Range 2.2 — 2.6 VInput Impedance 3.2 — — kΩInput Capacitance — — 10 pFAnalog InputsMaximum Signal Level — — ±1 V CH0+,CH0-,CH1+,CH1- to AGNDDifferential Input Voltage Range Channel 0

— — ±470/G mV G = PGA Gain on Channel 0

Differential Input Voltage Range Channel 1

— — ±660 mV

Input Impedance 390 — — kΩ Proportional to 1/MCLK frequencyBandwidth(Notch Frequency)

— 14 — kHz Proportional to MCLK frequency, MCLK/256

Oscillator InputFrequency Range MCLK 1 — 4 MHzPower SpecificationsOperating Voltage 4.5 — 5.5 V AVDD, DVDDIDD,A IDD,A — 2.7 3.0 mA AVDD pin onlyIDD,D IDD,D — 1.2 2.0 mA DVDD pin only

Electrical Specifications: Unless otherwise indicated, VDD = 4.5V – 5.5V, AGND, DGND = 0V.

Parameters Sym Min Typ Max Units Conditions

Temperature RangesSpecified Temperature Range TA -40 — +85 °COperating Temperature Range TA -40 — +125 °C NoteStorage Temperature Range TA -65 — +150 °CThermal Package ResistancesThermal Resistance, 24L-SSOP θJA — 73 — °C/W

Note: The MCP3905/06 operate over this extended temperature range, but with reduced performance. In anycase, the Junction Temperature (TJ) must not exceed the Absolute Maximum specification of +150°C.

ELECTRICAL CHARACTERISTICS (CONTINUED)Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = DVDD = 4.5V – 5.5V,Internal VREF, HPF turned on (AC mode), AGND, DGND = 0V, MCLK = 3.58 MHz; TA = -40°C to +85°C.

Parameter Sym Min Typ. Max Units Comment

Note 1: Measurement error = (Energy Measured By Device - True Energy)/True Energy * 100%. Accuracy is measured with signal (±660 mV) on Channel 1. FOUT0, FOUT1 pulse outputs. Valid from 45 Hz to 65 Hz. See Section 2.0 “Typical Performance Curves” for higher frequencies and increased dynamic range.

2: Does not include internal VREF. Gain = 1, CH0 = 470 mVDC, CH1 = 660 mVDC, difference between measured output frequency and expected transfer function.

3: Percent of HFOUT output frequency variation; Includes external VREF = 2.5V, CH1 = 100 mVRMS @ 50 Hz, CH2 = 100 mVRMS @ 50 Hz, AVDD = 5V + 1Vpp @ 100 Hz. DC PSRR: 5V ±500 mV.

4: Error applies down to 60° lead (PF = 0.5 capacitive) and 60° lag (PF = 0.5 inductive).5: Refer to Section 4.0 “Device Overview” for complete description.6: Specified by characterization, not production tested.7: 1 MCLK period at 3.58 MHz is equivalent to less than <0.005 degrees at 50 or 60 Hz.8: Gain error match is measured from CH0 G = 1 to any other gain setting.


MCP3905/06

FIGURE 1-1: Output Timings for Pulse Outputs and Negative Power Pin.

TIMING CHARACTERISTICSElectrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = DVDD = 4.5V – 5.5V, AGND, DGND = 0V, MCLK = 3.58 MHz; TA = -40°C to +85°C.

Parameter Sym Min Typ Max Units Comment

Frequency OutputFOUT0 and FOUT1 Pulse Width(Logic-Low)

tFW — 275 — ms 984376 MCLK periods (Note 1)

HFOUT Pulse Width tHW — 90 — ms 322160 MCLK periods (Note 2)

FOUT0 and FOUT1 Pulse Period tFP Refer to Equation 4-1 sHFOUT Pulse Period tHP Refer to Equation 4-2 sFOUT0 to FOUT1 Falling-Edge Time tFS2 — 0.5 tFP —

FOUT0 to FOUT1 Min Separation tFS — 4/MCLK —

FOUT0 and FOUT1 Output High Voltage VOH 4.5 — — V IOH = 10 mA, DVDD = 5.0VFOUT0 and FOUT1 Output Low Voltage VOL — — 0.5 V IOL = 10 mA, DVDD = 5.0VHFOUT Output High Voltage VOH 4.0 — — V IOH = 5 mA, DVDD = 5.0VHFOUT Output Low Voltage VOL — — 0.5 V IOL = 5 mA, DVDD = 5.0VHigh-Level Input Voltage(All Digital Input Pins)

VIH 2.4 — — V DVDD = 5.0V

Low-Level Input Voltage(All Digital Input Pins)

VIL — — 0.85 V DVDD = 5.0V

Input Leakage Current — — ±3 µA VIN = 0, VIN = DVDDPin Capacitance — — 10 pF Note 3Note 1: If output pulse period (tFP) falls below 984376*2 MCLK periods, then tFW = 1/2 tFP.

2: If output pulse period (tHP) falls below 322160*2 MCLK periods, then tHW = 1/2 tHP.3: Specified by characterization, not production tested.

FOUT0

tFP

FOUT1

HFOUT

tFW

tHP

tHW

tFStFS2

NEG


MCP3905/06
NOTES:

MCP3905/06

2.0 TYPICAL PERFORMANCE CURVES

Note: Unless otherwise specified, DVDD, AVDD = 5V; AGND, DGND = 0V; VREF = Internal, HPF = 1 (AC mode),MCLK = 3.58 MHz.

FIGURE 2-1: Measurement Error,Gain = 8, PF = 1.



FIGURE 2-4: Measurement Error,Gain = 8, PF = 0.5.



Note: The graphs and tables provided following this note are a statistical summary based on a limited number ofsamples and are provided for informational purposes only. The performance characteristics listed hereinare not tested or guaranteed. In some graphs or tables, the data presented may be outside the specifiedoperating range (e.g., outside specified power supply range) and therefore outside the warranted range.

-0.5-0.4-0.3-0.2-0.1

00.10.20.30.40.5

0.0000 0.0001 0.0010 0.0100 0.1000

CH1 Vp-p Amplitude (V)

Mea

sure

men

t Err

or

+85°C

+25°C

-40°C

-0.3

-0.2-0.1

00.10.20.3

0.40.5

0.0000 0.0001 0.0010 0.0100 0.1000


Mea

sure

men

t Err

or

+85°C

+25°C

- 40°C

-0.8

-0.6-0.4-0.2

0

0.20.40.60.8

0.0000 0.0001 0.0010 0.0100 0.1000


Mea

sure

men

t Err

or

+85°C

+25°C

- 40°C

-0.3-0.2-0.1

00.10.20.30.40.50.6

0.0000 0.0001 0.0010 0.0100 0.1000


Mea

sure

men

t Err

or

+85°C

+25°C

-40°C

-0.3-0.2-0.1

00.10.20.30.40.50.60.7

0.0000 0.0001 0.0010 0.0100 0.1000


Mea

sure

men

t Err

or

+85°C

+25°C

-40°C

-1-0.8-0.6-0.4-0.2

00.20.40.60.8

1

0.0000 0.0001 0.0010 0.0100 0.1000


Mea

sure

men

t Err

or

+85°C

+25°C

-40°C


MCP3905/06


FIGURE 2-9: Measurement Error, Gain = 1, PF = + 0.5.

FIGURE 2-10: Measurement Error,Gain = 2, PF = + 0.5.

-0.5-0.4-0.3-0.2-0.1

00.10.20.30.40.5

0.0001 0.0010 0.0100 0.1000 1.0000CH0 Vp-p Amplitude (V)

Mea

sure

men

t Err

or +85°C

+25°C

- 40°C

-0.5-0.4-0.3-0.2-0.1

00.10.20.30.40.5


Mea

sure

men

t Err

or

+85°C

+25°C

- 40°C

-0.5-0.4-0.3-0.2-0.1

00.10.20.30.40.5

0.0001 0.0010 0.0100 0.1000 1.0000


Mea

sure

men

t Err

or +85°C

+25°C

-40°C

-0.5-0.4-0.3-0.2-0.1

00.10.20.30.40.5

0.0001 0.0010 0.0100 0.1000 1.0000


Mea

sure

men

t Err

or +85°C

+25°C

-40°C


MCP3905/06
FIGURE 2-11: Measurement Error vs. Input Frequency.

FIGURE 2-12: Channel 0 Offset Error(DC Mode, HPF off), G = 1.

FIGURE 2-13: Channel 0 Offset Error (DC Mode, HPF off), G = 8.

FIGURE 2-14: Channel 0 Offset Error (DC Mode, HPF Off), G = 16.

FIGURE 2-15: Measurement Error vs. VDD (G = 16).

FIGURE 2-16: Measurement Error vs. VDD, G = 16, External VREF.

-0.5-0.4-0.3-0.2-0.1

00.10.20.30.40.5

45 50 55 60 65 70 75Frequency (Hz)

% E

rror

PF = 1.0

PF = 0.5

0

500

1000

1500

2000

2500

3000

-1.7

5

-1.7

0

-1.6

5

-1.6

1

-1.5

6

-1.5

2

-1.4

7

-1.4

3

-1.3

8

Channel 0 Offset (mV)

Occ

uran

ce

16384 SamplesMean = -1.57 mVStd. Dev = 52.5 µV

0

200

400

600

800

1000

1200

-1.7

1

-1.6

9

-1.6

8

-1.6

7

-1.6

6

-1.6

5

-1.6

4

-1.6

3

-1.6

2

-1.6

0

-1.5

9

Channel 0 Offset (mV)

Occ

uran

ce

16384 SamplesMean = -1.64 mVStd. Dev = 17.4 µV

0500

1000150020002500300035004000

-1.3

8E-0

3-1

.37E

-03

-1.3

6E-0

3-1

.35E

-03

-1.3

4E-0

3-1

.33E

-03

-1.3

2E-0

3-1

.31E

-03

-1.3

0E-0

3-1

.29E

-03

-1.2

8E-0

3-1

.27E

-03

-1.2

6E-0

3-1

.25E

-03

-1.2

4E-0

3-1

.23E

-03

-1.2

2E-0

3

Bin (mV)

Occ

uran

ce

16384 SamplesMean = - 1.28 mVStd. dev = - 18.1 µV

-0.5-0.4-0.3-0.2-0.1

00.10.2

0.3

0.0001 0.0010 0.0100 0.1000 1.0000


Mea

sure

men

t Err

orVDD=4.75V

VDD=5.0V

VDD=4.5V

VDD=5.25V

VDD=5.5V

-0.15-0.1

-0.050

0.050.1

0.150.2

0.250.3

0.0001 0.0010 0.0100 0.1000 1.0000


Mea

sure

men

t Err

or

VDD=4.5VVDD=4.75V

VDD=5.0V

VDD=5.25V

VDD=5.5V


MCP3905/06
FIGURE 2-17: Measurement Error with External VREF, (G = 1).

FIGURE 2-18: Measurement Error with External VREF, (G = 8).

FIGURE 2-19: Measurement Error with External VREF (G = 16).

-0.3

-0.2

-0.1

0

0.1

0.2

0.3

0.0001 0.0010 0.0100 0.1000 1.0000


Mea

sure

men

t Err

or

+85°C

+25°C

- 40°C

-0.3

-0.2

-0.1

0

0.1

0.2

0.3


Mea

sure

men

t Err

or

+85°C

+25°C

-40°C

-0.3

-0.2

-0.1

0

0.1

0.2

0.3

0.0000 0.0001 0.0010 0.0100 0.1000


Mea

sure

men

t Err

or +85°C +25°C

- 40°C


MCP3905/06

3.0 PIN DESCRIPTIONSThe descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

3.1 Digital VDD (DVDD)DVDD is the power supply pin for the digital circuitrywithin the MCP3905/06.

DVDD requires appropriate bypass capacitors andshould be maintained to 5V ±10% for specifiedoperation. Please refer to Section 5.0 “ApplicationsInformation”.

3.2 High-Pass Filter Input Logic Pin (HPF)

HPF controls the state of the high-pass filter in bothinput channels. A logic ‘1’ enables both filters,removing any DC offset coming from the system or thedevice. A logic ‘0’ disables both filters, allowing DCvoltages to be measured.

3.3 Analog VDD (AVDD)AVDD is the power supply pin for the analog circuitrywithin the MCP3905/06.AVDD requires appropriate bypass capacitors andshould be maintained to 5V ±10% for specifiedoperation. Please refer to Section 5.0 “ApplicationsInformation”.

MCP3905/06Symbol Definition

SSOP-24

1 DVDD Digital Power Supply Pin

2 HPF High-Pass Filters Control Logic Pin

3 AVDD Analog Power Supply Pin

4 NC No Connect

5 CH0+ Non-Inverting Analog Input Pin for Channel 0 (Current Channel)

6 CH0- Inverting Analog Input Pin for Channel 0 (Current Channel)

7 CH1- Inverting Analog Input Pin for Channel 1 (Voltage Channel)

8 CH1+ Non-Inverting Analog Input Pin for Channel 1 (Voltage Channel)

9 MCLR Master Clear Logic Input Pin

10 REFIN/OUT Voltage Reference Input/Output Pin

11 AGND Analog Ground Pin, Return Path for internal analog circuitry

12 F2 Frequency Control for HFOUT Logic Input Pin

13 F1 Frequency Control for FOUT0/1 Logic Input Pin

14 F0 Frequency Control for FOUT0/1 Logic Input Pin

15 G1 Gain Control Logic Input Pin

16 G0 Gain Control Logic Input Pin

17 OSC1 Oscillator Crystal Connection Pin or Clock Input Pin

18 OSC2 Oscillator Crystal Connection Pin or Clock Output Pin

19 NC No Connect

20 NEG Negative Power Logic Output Pin

21 DGND Digital Ground Pin, Return Path for Internal Digital Circuitry

22 HFOUT High-Frequency Logic Output Pin (Intended for Calibration)

23 FOUT1 Differential Mechanical Counter Logic Output Pin

24 FOUT0 Differential Mechanical Counter Logic Output Pin


MCP3905/06
3.4 Current Channel (CH0-, CH0+)CH0- and CH0+ are the fully differential analog voltageinput channels for the current measurement, containinga PGA for small-signal input, such as shunt current-sensing. The linear and specified region of this channelis dependant on the PGA gain. This corresponds to amaximum differential voltage of ±470 mV/GAIN andmaximum absolute voltage, with respect to AGND, of±1V. Up to ±6V can be applied to these pins without therisk of permanent damage.
Refer to Section 1.0 “Electrical Characteristics”.

3.5 Voltage Channel (CH1-,CH1+)CH1- and CH1+ are the fully differential analog voltageinput channels for the voltage measurement. The linearand specified region of these channels have amaximum differential voltage of ±660 mV and amaximum absolute voltage of ±1V, with respect toAGND. Up to ±6V can be applied to these pins withoutthe risk of permanent damage.

Refer to Section 1.0 “Electrical Characteristics”.

3.6 Master Clear (MCLR)MCLR controls the reset for both delta-sigma ADCs, alldigital registers, the SINC filters for each channel andall accumulators post multiplier. A logic ‘0’ resets allregisters and holds both ADCs in a Reset condition.The charge stored in both ADCs is flushed and theiroutput is maintained to 0x0000h. The only blockconsuming power on the digital power supply duringReset is the oscillator circuit.

3.7 Reference (REFIN/OUT)REFIN/OUT is the output for the internal 2.4Vreference. This reference has a typical temperaturecoefficient of 15 ppm/°C and a tolerance of ±2%. Inaddition, an external reference can also be used byapplying voltage to this pin within the specified range.REFIN/OUT requires appropriate bypass capacitors toAGND, even when using the internal reference only.Refer to Section 5.0 “Applications Information”.

3.8 Analog Ground (AGND)AGND is the ground connection to the internal analogcircuitry (ADCs, PGA, band gap reference, POR). Toensure accuracy and noise cancellation, this pin mustbe connected to the same ground as DGND, preferablywith a star connection. If an analog ground plane isavailable, it is recommended that this device be tied tothis plane of the Printed Circuit Board (PCB). Thisplane should also reference all other analog circuitry inthe system.

3.9 Frequency Control Logic Pins(F2, F1, F0)

F2, F1 and F0 select the high-frequency output andlow-frequency output pin ranges by changing the valueof the constants FC and HFC used in the device transferfunction. FC and HFC are the frequency constants thatdefine the period of the output pulses for the device.

3.10 Gain Control Logic Pins (G1, G0)G1 and G0 select the PGA gain on Channel 0 fromthree different values: 1, 8 and 16.

3.11 Oscillator (OSC1, OSC2)OSC1 and OSC2 provide the master clock for thedevice. A resonant crystal or clock source with a similarsinusoidal waveform must be placed across these pinsto ensure proper operation. The typical clock frequencyspecified is 3.579545 MHz. However, the clockfrequency can be with the range of 1 MHz to 4 MHzwithout disturbing measurement error. Appropriateload capacitance should be connected to these pins forproper operation.

A full-swing, single-ended clock source may beconnected to OSC1 with proper resistors in series toensure no ringing of the clock source due to fasttransient edges.

3.12 Negative Power Output Logic Pin (NEG)

NEG detects the phase difference between the twochannels and will go to a logic ‘1’ state when the phasedifference is greater than 90° (i.e., when the measuredactive (real) power is negative). The output state issynchronous with the rising-edge of HFOUT andmaintains the logic ‘1’ until the active (real) powerbecomes positive again and HFOUT shows a pulse.

3.13 Ground Connection (DGND)DGND is the ground connection to the internal digitalcircuitry (SINC filters, multiplier, HPF, LPF, Digital-to-Frequency (DTF) converter and oscillator). To ensureaccuracy and noise cancellation, DGND must beconnected to the same ground as AGND, preferablywith a star connection. If a digital ground plane isavailable, it is recommended that this device be tied tothis plane of the PCB. This plane should also referenceall other digital circuitry in the system.


MCP3905/06
3.14 High-Frequency Output (HFOUT)HFOUT is the high-frequency output of the device andsupplies the instantaneous real-power information. Theoutput is a periodic pulse output, with its periodproportional to the measured active (real) power, and tothe HFC constant defined by F0, F1 and F2 pin logicstates. This output is the preferred output for calibrationdue to faster output frequencies, giving smallercalibration times. Since this output gives instantaneousactive (real) power, the 2ω ripple on the output shouldbe noted. However, the average period will showminimal drift.
3.15 Frequency Output (FOUT0, FOUT1)FOUT0 and FOUT1 are the frequency outputs of thedevice that supply the average real-power information.The outputs are periodic pulse outputs, with its periodproportional to the measured active (real) power, and tothe Fc constant, defined by the F0 and F1 pin logicstates. These pins include high-output drive capabilityfor direct use of electromechanical counters and2-phase stepper motors. Since this output suppliesaverage active (real) power, any 2ω ripple on the outputpulse period is minimal.


MCP3905/06
NOTES:

MCP3905/06

4.0 DEVICE OVERVIEWThe MCP3905/06 is an energy-metering IC thatsupplies a frequency output proportional to active (real)power, and higher frequency output proportional to theinstantaneous power for meter calibration. Bothchannels use 16-bit, second-order, delta-sigma ADCsthat oversample the input at a frequency equal toMCLK/4, allowing for wide dynamic range input signals.A Programmable Gain Amplifier (PGA) increases theusable range on the current input channel (Channel 0).The calculation of the active (real) power, as well as thefiltering associated with this calculation, is performed inthe digital domain, ensuring better stability and driftperformance. Figure 4-1 represents the simplifiedblock diagram of the MCP3905/06, detailing its mainsignal-processing blocks.

Two digital high-pass filters cancel the system offset onboth channels such that the real-power calculationdoes not include any circuit or system offset. Afterbeing high-pass filtered, the voltage and current signalsare multiplied to give the instantaneous power signal.This signal does not contain the DC offset components,such that the averaging technique can be efficientlyused to give the desired active (real) power output.

The instantaneous power signal contains the real-power information; it is the DC component of theinstantaneous power. The averaging technique can beused with both sinusoidal and non-sinusoidalwaveforms, as well as for all power factors. Theinstantaneous power is thus low-pass filtered in orderto produce the instantaneous real-power signal.

A DTF converter accumulates the instantaneous active(real) power information to produce output pulses with afrequency proportional to the average active (real)power. The low-frequency pulses presented at theFOUT0 and FOUT1 outputs are designed to driveelectromechanical counters and two-phase steppermotors displaying the real-power energy consumed.Each pulse corresponds to a fixed quantity of realenergy, selected by the F2, F1 and F0 logic settings. TheHFOUT output has a higher frequency setting and lowerintegration period such that it can represent theinstantaneous active (real) power signal. Due to theshorter accumulation time, it enables the user toproceed to faster calibration under steady loadconditions (refer to Section 4.7 “FOUT0/1 and HFOUTOutput Frequencies”).

FIGURE 4-1: Simplified MCP3905/06 Block Diagram with Frequency Contents.

HPF

...1010..

DTF

–

+

ADC–+

PGA

LPF

HPF

X

CH0+

CH0-

CH1+

CH1-ADC

FOUT0

FOUT1

HFOUT

0 0

MCP3905/06

0 00

Frequency Content

ΔΣ

ΔΣ

ADC OutputCode Contains

System andADC Offset

DC OffsetRemovedby HPF

InstantaneousPower

ANALOG DIGITAL

InstantaneousActive (Real) Power

Input Signalwith SystemOffset and

Line Frequency


MCP3905/06
4.1 Analog InputsThe MCP3905/06 analog inputs can be connecteddirectly to the current and voltage transducers (such asshunts or current transformers). Each input pin isprotected by specialized Electrostatic Discharge (ESD)structures that are certified to pass 5 kV HBM and500V MM contact charge. These structures also allowup to ±6V continuous voltage to be present at theirinputs without the risk of permanent damage.
Both channels have fully differential voltage inputs forbetter noise performance. The absolute voltage at eachpin relative to AGND should be maintained in the ±1Vrange during operation in order to ensure the measure-ment error performance. The common mode signalsshould be adapted to respect both the previousconditions and the differential input voltage range. Forbest performance, the common mode signals shouldbe referenced to AGND.

The current channel comprises a PGA on the front-endto allow for smaller signals to be measured withoutadditional signal conditioning. The maximumdifferential voltage specified on Channel 0 is equal to±470 mV/Gain (see Table 4-1). The maximum peakvoltage specified on Channel 1 is equal to ±660 mV.

4.2 16-Bit Delta-Sigma ADCsThe ADCs used in the MCP3905/06 for both currentand voltage channel measurements are delta-sigmaADCs. They comprise a second-order, delta-sigmamodulator using a multi-bit DAC and a third-order SINCfilter. The delta-sigma architecture is very appropriatefor the applications targeted by the MCP3905, becauseit is a waveform-oriented converter architecture thatcan offer both high linearity and low distortionperformance throughout a wide input dynamic range. Italso creates minimal requirements for the anti-aliasingfilter design. The multi-bit architecture used in the ADCminimizes quantization noise at the output of theconverters without disturbing the linearity.

Both ADCs have a 16-bit resolution, allowing wide inputdynamic range sensing. The oversampling ratio of bothconverters is 64. Both converters are continuouslyconverting during normal operation. When the MCLRpin is low, both converters will be in Reset and outputcode 0x0000h. If the voltage at the inputs of the ADC islarger than the specified range, the linearity is no longerspecified. However, the converters will continue toproduce output codes until their saturation point isreached. The DC saturation point is around 700 mV forChannel 0 and 1V for Channel 1, using internal voltagereference.

The clocking signals for the ADCs are equallydistributed between the two channels in order tominimize phase delays to less than 1 MCLK period(see Section 3.2 “High-Pass Filter Input Logic Pin(HPF)”). The SINC filters main notch is positioned atMCLK/256 (14 kHz with MCLK = 3.58 MHz), allowingthe user to be able to measure wide harmonic contenton either channel. The magnitude response of theSINC filter is shown in Figure 4-2.

FIGURE 4-2: SINC Filter Magnitude Response (MCLK = 3.58 MHz).

4.3 Ultra-Low Drift VREFThe MCP3905/06 contains an internal voltagereference source specially designed to minimize driftover temperature. This internal VREF suppliesreference voltage to both current and voltage channelADCs. The typical value of this voltage reference is2.4V, ±100 mV. The internal reference has a very lowtypical temperature coefficient of ±15 ppm/°C, allowingthe output frequencies to have minimal variation withrespect to temperature since they are proportional to(1/VREF)².

REFIN/OUT is the output pin for the voltage reference.Appropriate bypass capacitors must be connected tothe REFIN/OUT pin for proper operation (seeSection 5.0 “Applications Information”). Thevoltage reference source impedance is typically 4 kΩ,which enables this voltage reference to be overdrivenby an external voltage reference source.

TABLE 4-1: MCP3905 GAIN SELECTIONS

G1 G0 CH0 Gain MaximumCH0 Voltage

0 0 1 ±470 mV0 1 2 ±235 mV1 0 8 ±60 mV1 1 16 ±30 mV

TABLE 4-2: MCP3906 GAIN SELECTIONS

G1 G0 CH0 Gain MaximumCH0 Voltage

0 0 1 ±470 mV0 1 32 ±15 mV1 0 8 ±60 mV1 1 16 ±30 mV

-120

-100

-80

-60

-40

-20

0

0 5 10 15 20 25 30Frequency (kHz)

Nor

mal

Mod

e R

ejec

tion

(dB

)


MCP3905/06
If an external voltage reference source is connected tothe REFIN/OUT pin, the external voltage will be usedas the reference for both current and voltage channelADCs. The voltage across the source resistor will thenbe the difference between the internal and externalvoltage. The allowed input range for the externalvoltage source goes from 2.2V to 2.6V for accuratemeasurement error. A VREF value outside of this rangewill cause additional heating and power consumptiondue to the source resistor, which might affectmeasurement error.
4.4 Power-On Reset (POR)The MCP3905/06 contains an internal POR circuit thatmonitors analog supply voltage AVDD during operation.This circuit ensures correct device startup at systempower-up/power-down events. The POR circuit hasbuilt-in hysteresis and a timer to give a high degree ofimmunity to potential ripple and noise on the powersupplies, allowing proper settling of the power supplyduring power-up. A 0.1 µF decoupling capacitor shouldbe mounted as close as possible to the AVDD pin,providing additional transient immunity (seeSection 5.0 “Applications Information”).

The threshold voltage is typically set at 4V, with atolerance of about ±5%. If the supply voltage falls belowthis threshold, the MCP3905/06 will be held in a Resetcondition (equivalent to applying logic ‘0’ on the MCLRpin). The typical hysteresis value is approximately200 mV in order to prevent glitches on the powersupply.

Once a power-up event has occurred, an internal timerprevents the part from outputting any pulse forapproximately 1s (with MCLK = 3.58 MHz), therebypreventing potential metastability due to intermittentresets caused by an unsettled regulated power supply.Figure 4-3 illustrates the different conditions for apower-up and a power-down event in the typicalconditions.

FIGURE 4-3: Power-on Reset Operation.

4.5 High-Pass Filters and MultiplierThe active (real) power value is extracted from the DCinstantaneous power. Therefore, any DC offsetcomponent present on Channel 0 and Channel 1affects the DC component of the instantaneous powerand will cause the real-power calculation to beerroneous. In order to remove DC offset componentsfrom the instantaneous power signal, a high-pass filterhas been introduced on each channel. Since thehigh-pass filtering introduces phase delay, identicalhigh-pass filters are implemented on both channels.The filters are clocked by the same digital signal,ensuring a phase difference between the two channelsof less than one MCLK period. Under typical conditions(MCLK = 3.58 MHz), this phase difference is less than0.005°, with a line frequency of 50 Hz. The cut-offfrequency of the filter (4.45 Hz) has been chosen toinduce minimal gain error at typical line frequencies,allowing sufficient settling time for the desiredapplications. The two high-pass filters can be disabledby applying a logic ‘0’ to the HPF pin.

FIGURE 4-4: HPF Magnitude Response (MCLK = 3.58 MHz).The multiplier output gives the product of the two high-pass-filtered channels, corresponding to instantaneousactive (real) power. Multiplying two sine wave signalsby the same ω frequency gives a DC component and a2ω component. The instantaneous power signalcontains the active (real) power of its DC component,while also containing 2ω components coming from theline frequency multiplication. These 2ω componentscome for the line frequency (and its harmonics) andmust be removed in order to extract the real-powerinformation. This is accomplished using the low-passfilter and DTF converter.

AVDD

5V4.2V

4V

0V

DEVICEMODE

RESET PROPEROPERATION

RESETNO

PULSEOUT

Time

1s

-40-35-30-25-20-15-10

-50

0.1 1 10 100 1000

Frequency (Hz)

Nor

mal

Mod

e R

ejec

tion

(dB

)


MCP3905/06
4.6 Low-Pass Filter and DTF
ConverterThe MCP3905/06 low-pass filter is a first-order IIR filterthat extracts the active (real) power information(DC component) from the instantaneous power signal.The magnitude response of this filter is detailed inFigure 4-5. Due to the fact that the instantaneous powersignal has harmonic content (coming from the 2ωcomponents of the inputs), and since the filter is notideal, there will be some ripple at the output of thelow-pass filter at the harmonics of the line frequency.

The cut-off frequency of the filter (8.9 Hz) has beenchosen to have sufficient rejection for commonly-usedline frequencies (50 Hz and 60 Hz). With a standardinput clock (MCLK = 3.58 MHz) and a 50 Hz linefrequency, the rejection of the 2ω component (100 Hz)will be more than 20 dB. This equates to a 2ωcomponent containing 10 times less power than themain DC component (i.e., the average active (real)power).

FIGURE 4-5: LPF Magnitude Response (MCLK = 3.58 MHz).

The output of the low-pass filter is accumulated in theDTF converter. This accumulation is compared to adifferent digital threshold for FOUT0/1 and HFOUT,representing a quantity of real energy measured by thepart. Every time the digital threshold on FOUT0/1 orHFOUT is crossed, the part will output a pulse(See Section 4.7 “FOUT0/1 and HFOUT OutputFrequencies”).

The equivalent quantity of real energy required tooutput a pulse is much larger for the FOUT0/1 outputsthan the HFOUT. This is such that the integration periodfor the FOUT0/1 outputs is much larger. This largerintegration period acts as another low-pass filter so thatthe output ripple due to the 2ω components is minimal.However, these components are not totally removed,since realized low-pass filters are never ideal. This willcreate a small jitter in the output frequency. Averagingthe output pulses with a counter or a MicrocontrollerUnit (MCU) in the application will then remove the smallsinusoidal content of the output frequency and filter outthe remaining 2ω ripple.

HFOUT is intended to be used for calibration purposesdue to its instantaneous power content. The shorterintegration period of HFOUT demands that the 2ωcomponent be given more attention. Since a sinusoidalsignal average is zero, averaging the HFOUT signal insteady-state conditions will give the proper real energyvalue.

-40-35-30-25-20-15-10

-50

0.1 1 10 100 1000

Frequency (Hz)

Nor

mal

Mod

e R

ejec

tion

(dB

)


MCP3905/06
4.7 FOUT0/1 and HFOUT Output
FrequenciesThe thresholds for the accumulated energy aredifferent for FOUT0/1 and HFOUT (i.e., they have differ-ent transfer functions). The FOUT0/1 allowed outputfrequencies are quite low in order to allow superiorintegration time (see Section 4.6 “Low-Pass Filterand DTF Converter”). The FOUT0/1 output frequencycan be calculated with the following equation:

EQUATION 4-1: FOUT FREQUENCY OUTPUT EQUATION

For a given DC input V, the DC and RMS values areequivalent. For a given AC input signal with peak-to-peak amplitude of V, the equivalent RMS value is V/sqrt(2), assuming purely sinusoidal signals. Note thatsince the active (real) power is the product of two RMSinputs, the output frequencies of an AC signal is halfthat of the DC equivalent signal, again assuming purelysinusoidal AC signals. The constant FC depends on theFOUT0 and FOUT1 digital settings. Table 4-3 showsFOUT0/1 output frequencies for the different logicsettings.

FOUT Hz( )8.06 V0× V1× G FC××

VREF( )2-----------------------------------------------------------=

Where:

V0 = the RMS differential voltage on Channel 0V1 = the RMS differential voltage on Channel 1G = the PGA gain on Channel 0

(current channel)FC = the frequency constant selected

VREF = the voltage reference

TABLE 4-3: OUTPUT FREQUENCY CONSTANT FC FOR FOUT0/1 (VREF = 2.4V)

F1 F0 FC (Hz) FC (Hz) (MCLK = 3.58 MHz)

FOUT Frequency (Hz) with Full-Scale

DC Inputs

FOUT Frequency (Hz) with Full-Scale

AC Inputs

0 0 MCLK/221 1.71 0.74 0.37

0 1 MCLK/220 3.41 1.48 0.74

1 0 MCLK/219 6.83 2.96 1.48

1 1 MCLK/218 13.66 5.93 2.96


MCP3905/06
The high-frequency output HFOUT has lowerintegration times and, thus, higher frequencies. Theoutput frequency value can be calculated with thefollowing equation:
EQUATION 4-2: HFOUT FREQUENCY OUTPUT EQUATION

The constant HFC depends on the FOUT0 and FOUT1digital settings with the Table 4-4.

The detailed timings of the output pulses are describedin the Timing Characteristics table (see Section 1.0“Electrical Characteristics” and Figure 1-1).

MINIMAL OUTPUT FREQUENCY FOR NO-LOAD THRESHOLDThe MCP3905/06 also includes, on each outputfrequency, a no-load threshold circuit that will eliminateany creep effects in the meter. The outputs will notshow any pulse if the output frequency falls below theno-load threshold. The minimum output frequency onFOUT0/1 and HFOUT is equal to 0.0015% of themaximum output frequency (respectively FC and HFC)for each of the F2, F1 and F0 selections (see Table 4-3and Table 4-4); except when F2, F1, F0 = 011. In thislast configuration, the no-load threshold feature isdisabled. The selection of FC will determine the start-upcurrent load. In order to respect the IEC standardsrequirements, the meter will have to be designed toallow start-up currents compatible with the standardsby choosing the FC value matching theserequirements. For additional applications informationon no-load threshold, startup current and other meterdesign points, refer to AN994, "IEC Compliant ActiveEnergy Meter Design Using The MCP3905/6”,(DS00994).

TABLE 4-4: OUTPUT FREQUENCY CONSTANT HFC FOR HFOUT (VREF = 2.4V)

HFOUT Hz( )8.06 V0× V1 G×× HFC×

VREF( )2----------------------------------------------------------------=

Where:

V0 = the RMS differential voltage on Channel 0V1 = the RMS differential voltage on Channel 1G = the PGA gain on Channel 0

(current channel)FC = the frequency constant selected

VREF = the voltage reference

F2 F1 F0 HFC HFC (Hz) HFC (Hz)(MCLK = 3.58 MHz)

HFOUT Frequency (Hz) with full-scale AC Inputs

0 0 0 64 x FC MCLK/215 109.25 27.21

0 0 1 32 x FC MCLK/215 109.25 27.21

0 1 0 16 x FC MCLK/215 109.25 27.21

0 1 1 2048 x FC MCLK/27 27968.75 6070.12

1 0 0 128 x FC MCLK/216 219.51 47.42

1 0 1 64 x FC MCLK/216 219.51 47.42

1 1 0 32 x FC MCLK/216 219.51 47.42

1 1 1 16 x FC MCLK/216 219.51 47.42


MCP3905/06

5.0 APPLICATIONS INFORMATION

5.1 Meter Design using the MCP3905/06

For all applications information, refer to AN994, "IECCompliant Active Energy Meter Design Using TheMCP3905/6” (DS00994). This application noteincludes all required energy meter design information,including the following:

• Meter rating and current sense choices• Shunt design• PGA selection• F2, F1, F0 selection• Meter calibration• Anti-aliasing filter design• Compensation for parasitic shunt inductance• EMC design• Power supply design• No-load threshold• Start-up current• Accuracy testing results from MCP3905-based

meter• EMC testing results from MCP3905-based meter


MCP3905/06
NOTES:

MCP3905/06

6.0 PACKAGING INFORMATION

6.1 Package Marking Information

Legend: XX...X Customer-specific informationY Year code (last digit of calendar year)YY Year code (last 2 digits of calendar year)WW Week code (week of January 1 is week ‘01’)NNN Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn)* This package is Pb-free. The Pb-free JEDEC designator ( )

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it willbe carried over to the next line, thus limiting the number of availablecharacters for customer-specific information.

3e

3e

XXXXXXXXXXXX

YYWWNNN

24-Lead SSOP Examples:

XXXXXXXXXXXXMCP3905L

0906256I/SS^ 3̂e


MCP3905/06

�� !"��#

$ ��%�� !"��#�$�%��&"��'�� (�)"&�'"!&�)��&�#�*�&��&��&��#�� '��!��!��#�+��#��&��"#��'�#�%��!��&"!��!��#�%��!��&"!��!�!��&��$��#��''��!�#��,� ��'��!��#�&��+�-��

.�/0 .�!��'��!�� &��$��&� ��"��!�*��*�&�"&�&��!��+10 ��%��'��!��(�"!"��*�&�"&�&��(�%��%'�&��"�!�!��

$ �% 1�&��'!&��"��&��2��#�*��!(��!��!��&��2��%��&��&�#��&��&&�033***�'��'3��2��

4��&! ��55��+ +��'��!��5�'�&! ��6 67� ��8

6"')��%��! 6 ��&�� 9��.�/7 ��:��& � ; ; ��#�#��2�� 2��!! �� 9� �� <��&��#%%� �� ; ;7 ��=�#&� + �� <� <��#�#��2��=�#&� +� �� ,� ��9�7 ��5��&� � �� <�� <��1&�5��&� 5 �� 1&��& 5� ��+15��#� ��2��!! � �� ; ��1&�� > �> <>5��#�=�#&� ) �� ; ��,<

D

E

E1

N

1 2

b

eNOTE 1

c

A

A1 L1 L

A2φ

�� *�� /��,�.


MCP3905/06

APPENDIX A: REVISION HISTORY

Revision E (June 2009)The following is the list of modifications:

1. Document marked “Obsolete Device”.2. Updated Packaging Outline Drawings.

Revision D (February 2007)The following is the list of modifications:

1. updates to the packaging diagrams.

Revision C (October 2005)The following is the list of modifications:

1. Added references to MCP3905/06 throughoutdocument.

Revision B (August 2005)The following is the list of modifications:

1. Replace Figures 2-1 thru 2-6 in Section 2.0“Typical Performance Curves”

Revision A (July 2005)• Original Release of this Document.


MCP3905/06
NOTES:

MCP3905/06

PRODUCT IDENTIFICATION SYSTEMTo order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X /XX

PackageTemperatureRange

Device

Device: MCP3905L:Energy-Metering ICMCP3905LT:Energy-Metering IC (Tape and Reel)MCP3906: Energy-Metering ICMCP3906T: Energy-Metering IC (Tape and Reel)

Temperature Range:

I = -40°C to +85°C

Package: SS = Plastic Shrink Small Outline (209 mil Body),24-lead

Examples:

a) MCP3905L-I/SS: Industrial Temperature, 24LD SSOP.

b) MCP3905LT-I/SS:Tape and Reel,Industrial Temperature,24LD SSOP.

a) MCP3906-I/SS: Industrial Temperature, 24LD SSOP.

b) MCP3906T-I/SS: Tape and Reel,Industrial Temperature,24LD SSOP.


MCP3905/06
NOTES:

Note the following details of the code protection feature on Microchip devices:• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of ourproducts. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such actsallow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding deviceapplications and the like is provided only for your convenienceand may be superseded by updates. It is your responsibility toensure that your application meets with your specifications.MICROCHIP MAKES NO REPRESENTATIONS ORWARRANTIES OF ANY KIND WHETHER EXPRESS ORIMPLIED, WRITTEN OR ORAL, STATUTORY OROTHERWISE, RELATED TO THE INFORMATION,INCLUDING BUT NOT LIMITED TO ITS CONDITION,QUALITY, PERFORMANCE, MERCHANTABILITY ORFITNESS FOR PURPOSE. Microchip disclaims all liabilityarising from this information and its use. Use of Microchipdevices in life support and/or safety applications is entirely atthe buyer’s risk, and the buyer agrees to defend, indemnify andhold harmless Microchip from any and all damages, claims,suits, or expenses resulting from such use. No licenses areconveyed, implicitly or otherwise, under any Microchipintellectual property rights.

© 2009 Microchip Technology Inc.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, Omniscient Code Generation, PICC, PICC-18, PICkit, PICDEM, PICDEM.net, PICtail, PIC32 logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

DS21948E-page 29

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.


AMERICASCorporate Office2355 West Chandler Blvd.Chandler, AZ 85224-6199Tel: 480-792-7200 Fax: 480-792-7277Technical Support: http://support.microchip.comWeb Address: www.microchip.comAtlantaDuluth, GA Tel: 678-957-9614 Fax: 678-957-1455BostonWestborough, MA Tel: 774-760-0087 Fax: 774-760-0088ChicagoItasca, IL Tel: 630-285-0071 Fax: 630-285-0075ClevelandIndependence, OH Tel: 216-447-0464 Fax: 216-447-0643DallasAddison, TX Tel: 972-818-7423 Fax: 972-818-2924DetroitFarmington Hills, MI Tel: 248-538-2250Fax: 248-538-2260KokomoKokomo, IN Tel: 765-864-8360Fax: 765-864-8387Los AngelesMission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608Santa ClaraSanta Clara, CA Tel: 408-961-6444Fax: 408-961-6445TorontoMississauga, Ontario, CanadaTel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFICAsia Pacific OfficeSuites 3707-14, 37th FloorTower 6, The GatewayHarbour City, KowloonHong KongTel: 852-2401-1200Fax: 852-2401-3431Australia - SydneyTel: 61-2-9868-6733Fax: 61-2-9868-6755China - BeijingTel: 86-10-8528-2100 Fax: 86-10-8528-2104China - ChengduTel: 86-28-8665-5511Fax: 86-28-8665-7889China - Hong Kong SARTel: 852-2401-1200 Fax: 852-2401-3431China - NanjingTel: 86-25-8473-2460Fax: 86-25-8473-2470China - QingdaoTel: 86-532-8502-7355Fax: 86-532-8502-7205China - ShanghaiTel: 86-21-5407-5533 Fax: 86-21-5407-5066China - ShenyangTel: 86-24-2334-2829Fax: 86-24-2334-2393China - ShenzhenTel: 86-755-8203-2660 Fax: 86-755-8203-1760China - WuhanTel: 86-27-5980-5300Fax: 86-27-5980-5118China - XiamenTel: 86-592-2388138 Fax: 86-592-2388130China - XianTel: 86-29-8833-7252Fax: 86-29-8833-7256China - ZhuhaiTel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFICIndia - BangaloreTel: 91-80-3090-4444 Fax: 91-80-3090-4080India - New DelhiTel: 91-11-4160-8631Fax: 91-11-4160-8632India - PuneTel: 91-20-2566-1512Fax: 91-20-2566-1513Japan - YokohamaTel: 81-45-471- 6166 Fax: 81-45-471-6122Korea - DaeguTel: 82-53-744-4301Fax: 82-53-744-4302Korea - SeoulTel: 82-2-554-7200Fax: 82-2-558-5932 or 82-2-558-5934Malaysia - Kuala LumpurTel: 60-3-6201-9857Fax: 60-3-6201-9859Malaysia - PenangTel: 60-4-227-8870Fax: 60-4-227-4068Philippines - ManilaTel: 63-2-634-9065Fax: 63-2-634-9069SingaporeTel: 65-6334-8870Fax: 65-6334-8850Taiwan - Hsin ChuTel: 886-3-6578-300Fax: 886-3-6578-370Taiwan - KaohsiungTel: 886-7-536-4818Fax: 886-7-536-4803Taiwan - TaipeiTel: 886-2-2500-6610 Fax: 886-2-2508-0102Thailand - BangkokTel: 66-2-694-1351Fax: 66-2-694-1350

EUROPEAustria - WelsTel: 43-7242-2244-39Fax: 43-7242-2244-393Denmark - CopenhagenTel: 45-4450-2828 Fax: 45-4485-2829France - ParisTel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79Germany - MunichTel: 49-89-627-144-0 Fax: 49-89-627-144-44Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781Netherlands - DrunenTel: 31-416-690399 Fax: 31-416-690340Spain - MadridTel: 34-91-708-08-90Fax: 34-91-708-08-91UK - WokinghamTel: 44-118-921-5869Fax: 44-118-921-5820

WORLDWIDE SALES AND SERVICE

03/26/09

Download - MCP3906[Medidor de Energia]

Top Related